Featherlight Reuse-distance Measurement

Qingsen Wang, Xu Liu

College of William & Mary

Milind Chabbi


Scalable Machines Research

February

HPCA'19 RDX

Run on Modern Memory Hierarchy

Complex memory hierarchy




 The working set size of programs keeps growing

Managing data locality becomes more and more important to memory/cache performance

Quantify Data Locality

- Reuse distance
 - Stack reuse distance, stack distance
 - The number of distinct memory locations between two consecutive uses (of the same memory location)



Quantify Data Locality

- •Why reuse distance?
 - Software metric independent from hardware
 - Performance prediction and analysis
 - Cache simulation
 - Program phase prediction
 - Code optimization
 - •••



Profile Reuse Distance

- Profiling reuse distance of the whole program is costly
 - Exhaustive instrumentation tool: 100X~1000X slowdown
- Our solution RDX
 - A sampling-based profiler to measure reuse distance of the whole program aided by hardware
 - No instrumentation
 - No recompilation
 - Low overhead: ~5%(time), ~7%(memory)
 - High accuracy: >90%

RDX – Design Overview

Sample memory access address

Measure time distance of the sampled address

Time distance \rightarrow reuse distance

RDX – Sample Memory Access

Sample memory access address

Measure time distance of the sampled address

Time distance → reuse distance

RDX – Sample Memory Access

Performance Monitor Units (PMU)

- Available in commodity CPUs
- Monitor hardware events
 e.g. CPU cycles, instructions, L1D cache misses
- Count the occurrence of an event
- Interrupt the program when the monitored event's occurrence reaches the expected number i.e., PMU sample

RDX counts/samples LOAD and STORE events

• Each PMU sample comes with the corresponding memory reference location (e.g., effective address from Intel PEBS)

RDX – Sample Memory Access

Sample memory access address Use Performance Monitor Units (PMU) to sample LOAD and STORE instructions

Record effective address of each access

Measure time distance of the sampled address

Time distance → reuse distance

Sample memory access address

• Use Performance Monitor Units (PMU) to sample LOAD and STORE instructions


Record effective address of each access

Measure time distance of the sampled address

Time distance → reuse distance

Time distance

• The number of memory accesses since last use



•Why time distance?

- No need to maintain history to remove duplicates
- Cheaper to measure than reuse distance.

Debug register

- Available on most commodity CPUs
- Subscribe

Monitor a memory location

• Trap


Interrupt the program once the monitored memory location is accessed

Use debug register to measure time distance
PMU samples every 100 memory references.



memory access

Seq No. 1 2 … 99 100 101 … 199 200 201 … 232 233 234 …



February


Use debug register to measure time distance

PMU samples every 100 memory references.
 PMU samples every 100 memory references.

memory access

Seq No. 1 2 … 99 100 101 … 199 200 201 … 232 233 234 …

? ... ? ? ? ... ? ? ?



February


Use debug register to measure time distance

PMU samples every 100 memory references.
 PMU sample

memory access


Seq No. 1 2 … 99 100 101 … 199 200 201 … 232 233 234 …

? a ? ... ? è ? ... ? ? ? ?




February

Use debug register to measure time distance
PMU samples every 100 memory references.



 Use debug register to measure time distance PMU samples every 100 memory references.



Sample memory access address

- Use Performance Monitor Units (PMU) to sample LOAD and STORE instructions
- Record effective address of each access

Measure time distance of the sampled address

Time distance \rightarrow reuse distance

 Use debug registers to detect the reuse position of a memory location

Sample memory access address

- Use Performance Monitor Units (PMU) to sample LOAD and STORE instructions
- Record effective address of each access

Measure time distance of the sampled address

• Use debug registers to detect the reuse position of a memory location

Time distance \rightarrow reuse distance


 How is time distance related to stack distance?



Time distance	Occurrence
1	3
5	1




How is time distance related to stack distance?



Time distance	Occurrence
1	3
5	1

Reuse distance	Occurrence
0	3
1	1

 How is time distance related to stack distance?





 Statistically convert time distance to reuse distance

Locality Approximation Using Time (POPL'07)	
Assumption	A data element is accessed independently from others, which is a Bernoulli process.
Input	Time distance histogram, max working size
Output	Stack distance histogram

$RDX - Time \rightarrow Reuse$



• Use Performance Monitor Units (PMU) to sample LOAD and STORE instructions

Record effective address of each access


Measure time distance of the sampled address

• Use debug registers to detect the reuse position of a memory location

Time distance \rightarrow reuse distance

- Each data location is accessed independently
- Statistically estimate reuse distance histogram from time distance

RDX – Review




- Use Performance Monitor Units (PMU) to sample LOAD and STORE instructions
- Record effective address of each access


Measure time distance of the sampled address


 Use debug registers to detect the reuse position of a memory location


Time distance \rightarrow reuse distance


- Each data location is accessed independently
- Statistically estimate reuse distance histogram from time distance












PMU samples every 1K memory stores
for (int i=1; i<=10K; i++) {
 A[i] = 0; i=4K</pre>




PMU samples every 1K memory stores
for (int i=1; i<=10K; i++) {
 A[i] = 0; i=5K
 }
</pre>

}

Handle a limited number of debug registers


Strategy: replace the oldest one



417

Handle a limited number of debug registers


Strategy: replace the oldest one




PMU samples every 1K memory stores for (int i=1; i<=10K; i++) {</pre> A[i] = 0; i=5K // All elements of A are // reused for (int j=1; j<=10K; j++) {</pre> A[j] = 0;}

Handle a limited number of debug registers


Strategy: replace the oldest one






Handle a limited number of debug registers


Strategy: replace the oldest one






Handle a limited number of debug registers

Strategy: replace the oldest one




Handle a limited number of debug registers

Strategy: replace the oldest one




Handle a limited number of debug registers

Strategy: replace the oldest one



Handle a limited number of debug registers

Strategy: replace the oldest one




PMU samples every 1K memory stores for (int i=1; i<=10K; i++) { A[i] = 0;} // All elements of A are // reused for (int j=1; j<=10K; j++) {</pre> A[j] = 0; j=1K}

Wait? We should have detected a reuse of A[1K] if it were not kicked out from debug registers.

February


Handle a limited number of debug registers

Strategy: replace the oldest one




HPCA'19 RDX


Handle a limited number of debug registers



Handle a limited number of debug registers




Handle a limited number of debug registers




Handle a limited number of debug registers

Strategy: probabilistically get monitored



A 1 Z


Handle a limited number of debug registers



```
PMU samples every 1K memory stores
   for (int i=1; i<=10K; i++) {</pre>
     A[i] = 0;
   }
   // All elements of A are
   // reused
   for (int j=1; j<=10K; j++) {</pre>
     A[j] = 0; j=1K
   }
```

Handle a limited number of debug registers

Strategy: probabilistically get monitored




Reservoir Sampling If there is a free register, use it. Otherwise, probabilistically replace one of monitored addresses

February


HPCA'19 RDX

• Overhead

- ~5%(time), ~5MB / thread (memory)
- Accuracy
 - Baseline: Intel PIN tool instruments every memory access
 - How similar a measured (estimated) histogram is to the baseline?




Similarity
S ∈ [0,1]
S = 1, exactly the same



- Time distance histogram accuracy
 Median > 96%
- Stack distance histogram accuracy
 Median > 90%
- Inaccuracy reason
 - Sparse reservoir sampling
 - Model problem
 - PMU imprecision

Estimated Stack Reuse Histogram




HPCA'19 RDX

• First to study data locality of SPEC CPU2017

 Plot stack reuse histograms of all individual benchmarks


SPEC CPU2006 vs. 2017
SPEC CPU2006 (4xx series)
SPEC CPU2017 speed (6xx series)

SPEC CPU2006 → 2017




SPEC CPU2006 → 2017

• Reuse distance has increased dramatically



SPEC CPU2006 → 2017

• Reuse distance has decreased



Code Optimization

• Strategy

- Pinpoint high-penalty cache misses
- Analyze with reuse distance
- Speedup overview

	Programs	Improve d locality	Optimization	Speed- up
	lulesh	temporal	fuse loops	1.54X
	botsspar	spatial & temporal	interchange loop iterations within a nested loop	3.45X
	backprop	Spatial	interchange loop iterations within a nested loop	1.52X
	srad_v1	Spatial	interchange loop iterations within a nested loop	1.80X
	sweep3d	spatial	transpose arrays	1.04X
F	February HPCA'19 RDX			

Conclusions

• RDX

- Lightweight, sampling-based
- Measures time & stack distance of the whole program
- Guides optimization related to locality and cache performance
- Relies on hardware performance units and hardware debug registers
- Characterization
 SPEC CPU2006
 SPEC CPU2017



Optimization