Poise:

Balancing Thread-Level Parallelism and Memory System Performance in GPUs using Machine Learning

Saumay Dublish*

Vijay Nagarajan‡

Nigel Topham[‡]

THE UNIVERSITY

of EDINBURGH

* Synopsys Inc. [‡]The University of Edinburgh


HPCA 2019

Washington D.C., USA 19th February, 2019





GPU Architecture




Overview

- GPUs are throughput-oriented systems
- Focus on overall system throughput
- Rely on high levels of multithreading
- Implemented by switching across warps
- Overlap latency with useful execution



GPU Architecture





Consequence of increasing TLP

- Increasing TLP not always useful
- Leads to cache thrashing
- Leads to bandwidth bottlenecks
- Results in high levels of congestion
- Latencies tend to be very high!


Can such high latencies be hidden?


Hiding Latencies in GPUs

GPU Architecture



Harnessing concurrency





Hiding Latencies in GPUs

Hiding Latencies in GPUs





Harnessing concurrency



(Intra-warp concurrency)

LOAD Independent Independent Independent DEPENDENCY





GPU Architecture

Hiding Latencies in GPUs

Hiding Latencies in GPUs




Harnessing concurrency


Instruction concurrency

GPU Architecture

(Intra-warp concurrency)

LOAD Independent Independent Independent DEPENDENCY





Hiding Latencies in GPUs

The Case of Limited Parallelism




Fewer independent operations

Instruction concurrency

(Intra-warp concurrency)

LOAD Independent Independent Independent Independent DEPENDENCY






GPU Architecture


The Case of Limited Parallelism

The Case of Limited Parallelism



Fewer independent operations






GPU Architecture

The Case of Limited Parallelism

The Case of Limited Parallelism



Fewer independent operations




The Case of Limited Parallelism

Need For Balance



Tension between TLP and memory system performance

- Increase TLP to improve concurrency latency worsens
- Reduce TLP to reduce latency concurrency worsens




Need For Balance



Tension between TLP and memory system performance

- Increase TLP to improve concurrency latency worsens
- Reduce TLP to reduce latency concurrency worsens




Need For Balance



Tension between TLP and memory system performance


- Increase TLP to improve concurrency latency worsens
- Reduce TLP to reduce latency concurrency worsens





Tension between TLP and memory system performance

- Increase TLP to improve concurrency latency worsens
- Reduce TLP to reduce latency concurrency worsens



Optimal system throughput with balanced TLP and memory performance




- Problem Statement
 Balancing TLP and memory performance
- **Prior state-of-the-art** CCWS and PCAL warp schedulers
- **Pitfalls in prior techniques** Iterative search and prone to local optima
- Goals
 Computing the best warp scheduling decisions
- Proposal
 Poise
- Results
 Experimental results
- Conclusion

Key takeaways

Prior state-of-the-art






Cache Thrashing

Memory Congestion



Cache-conscious wavefront scheduling (CCWS)

Limits the degree of multithreading



Shortcomings


- Restricted coupling of warps with cache performance
- Underutilization of shared memory resources
- Dynamic policy has significant performance and cost overheads
- Static policy burdens the user with the task of profiling every workload






Priority-based cache allocation (PCAL)

Alter parallelism independent of memory system performance





Priority-based cache allocation (PCAL)






Priority-based cache allocation (PCAL)

Vital warps (N) Determine degree of multithreading

Cache-polluting warps (p)

Subset of vital warps Ability to allocate and evict the L1 cache Reduce cache contention

Warp-tuple $\{N, p\}$




• Heuristic-based iterative search are slow in hardware

Limitations of PCAL

- Prone to local optima in presence of multiple performance peaks
- These two limitations lead to sub-optimal solutions

Limitations of PCAL








Goals



How to find the best warp-tuple?

- Balance TLP and memory performance
- Avoid local optima
- Converge expeditiously
- Low sampling and hardware overhead
- Avoid burdening the user







Poise


A technique to dynamically balance TLP and memory system performance

Machine Learning Framework

Supervised learning

Hardware Inference Engine

Runtime prediction





Analytical Model

- Analytical model uses domain knowledge to identify reliable features
- Allows us to reason about the effectiveness of different features
- Proposed feature vector consists of only seven features

More details about the analytical model in the paper




Regression Model

- We use Negative Binomial regression to perform supervised learning
- Inputs are mapped to the output using a log-linear link function
- Reasons for selecting Negative Binomial regression:
 - Predicts discrete non-negative warp-tuple values
 - Lightweight in training time and dataset
 - Low computational demand for training and inference



- Computes runtime predictions about good warp-tuples for new workloads
- Constitutes a *prediction stage* and *local search*








Prediction Stage

Perform predictions at runtime using new features and learned mapping








Local Search


Mitigate statistical errors in prediction with a near-neighborhood search via gradient ascent



Local search is less prone to getting trapped at local optima due to proximity to performance peaks

Working Summary






Vital warps

Poise




GTO warp scheduler

Warp Scheduler Queue






Warp Scheduler Queue




Warp Scheduler Architecture






Warp Scheduler Architecture





Warp Scheduler Architecture





Evaluation



- **Platform**
 - **Statsmodels**
 - ٠
 - ۲
- regression analysis
- GPGPU-Sim (v3.2.2) *cycle-accurate simulator*
 - GPUWattch (McPAT) energy and area estimation
- **Benchmark Suites ***
 - Rodinia
 - MapReduce
 - **Graph Suite**
 - Polybench ۲

*Training and evaluation are done on disjoint set of benchmarks

Evaluation

Methodology

Evaluation



- Baseline GPU configuration
 - 32 Streaming Multiprocessors (SM)
 - 16 KB Private L1 Cache
 - 2.25 MB Shared L2 Cache
 - GTO warp scheduler
 - 48 warps per SM

Evaluation




- Warp Scheduling Schemes
 - GTO
 - Baseline greedy-then-oldest warp scheduler
 - Maximum warps enabled per SM for multithreading
 - SWL
 - Static Warp Limiting from the CCWS scheduler
 - No runtime overheads in a static policy
 - PCAL-SWL
 - Dynamic PCAL policy with SWL for initial start
 - Static-Best
 - Each kernel run at best performing warp-tuple
 - Determined by offline profiling of each kernel

Methodology





Performance




Results





L1 Hit Rate




Poise reduces cache thrashing and reduces pressure on memory system

Results





Average Memory Latency




Poise increases the AML by only 1.1% over GTO

39

Results




Cache Bypassing & Stochastic Search



Results





Poise reduces the energy consumption by 51.6% over GTO

Results



- Arithmetic Units for link function computation
 - Enough spare cycles in existing FP units
 - Time-multiplexing existing FP units on SM
 - No extra hardware needed
- Feature collection
 - Seven 32-bit hardware performance counters per SM
- Finite State Machine
 - Two 3-bit registers per SM
- Modified Warp Scheduler
 - 2-bits per entry in warp scheduler queue

Net storage overhead of 40.75 bytes per SM

Discussion



- Why not larger models such as DNNs?
 - Bulky nature of complex models
 - Generate prohibitively large feature weight matrices with high storage needs
 - High computational demands for training and inference
 - Black box nature of complex models and feature sets
 - Lack of mathematical insights prevents reasoning

Discussion



- *Poise* a machine learning based architecture technique
 - Harness domain knowledge to reduce model size and feature vector
 - Small, yet effective regression model
 - Inference has low computational and storage needs
 - Viable architectural mechanism
 - Demonstrate an effective use of ML to solve an architectural problem

Conclusion



• Problem

- Conflict between TLP and memory system performance
- Traditional techniques to balance are slow and sub-optimal
- Goal is to find good warp-tuples expeditiously in hardware

• Proposal

- *Poise* a machine learning based architectural technique
- Offline training to learn about good warp scheduling decisions
- Use prior knowledge to make good runtime predictions

• Results

- Harmonic mean speedup of 46.6% over baseline GTO scheduler
- Extremely lightweight in terms of hardware overheads
- Demonstrate an effective use of ML to solve an architectural problem

Poise:

Balancing Thread-Level Parallelism and Memory System Performance in GPUs using Machine Learning

Questions?

Saumay Dublish saumay.dublish@synopsys.com http://homepages.inf.ed.ac.uk/s1433370/

SYNOPSYS[®]



THE UNIVERSITY of EDINBURGH